I. INTRODUCTION

I
N RECENT years, because of its brightness, rich color depth, low cost, and long life span, the thin film transistor-liquid crystal display (TFT-LCD) panel has become the most popular display for mobile or handheld devices such as cell phones, MP3 players, digital cameras, personal digital assistants (PDAs) and laptops. Fig. 1 shows the block diagram of a QVGA TFT-LCD driver that is mainly composed of a source driver, a gate driver, VCOM reference voltage, Gamma reference voltage, timing control, and a power generation unit [1] - [4] . The power generation unit can supply the VCORE voltage to the timing control block for sequence control, the VCL voltage for VCOM reference, the VGH and VGL voltages (equal to 4 VCI and VCI, respectively) for pixel on/off control, and the DDVDH voltage for source driver, and Gamma and VCOM references. The power supply requirements vary according to the panel driving method, the panel size, and the panel characteristic. In addition, the basic load current requirement in a QVGA panel is in the range of several milliamperes. Thus, the inductive switching converters, such as the boost and inverter, can be used separately to supply the bias requirements for better performance in terms of having a smaller ripple and larger driving capability. However, the two inductor components, which have high costs and large footprint areas compared to the SC converter design, are used. In contrast, many control methods, such as single-inductor dual-output (SIDO) or single-inductor multiple-output (SIMO) controls are used to reduce cost [5] - [10] . However, an inductor is still required, and the control methods remain too complicated. In a load range of 1-2 mA, these inductor-based methods may operate in the discontinuous conduction mode (DCM) or in the continuous conduction mode (CCM) mode with a large inductor. These methods are overdesigned and are not suitable for such application.
According to the conventional power generation unit design, the SC voltage converters, also called charge pumps, are most commonly used in hand-held TFT-LCD drivers. As shown in Fig. 1 , these voltage converters are used to convert the system input voltage level, VCI, to a higher voltage level (doubler) or a negative voltage level (inverter) for use in certain function blocks in the TFT-LCD driver, such as the gate, source and VCOM drivers [1] .
The flicker issue in the TFT-LCD driver can be effectively solved using inversion-based techniques, such as frame inversion, line inversion, or dot inversion [1] - [4] . The theory of the inversion-based techniques is based on having different polarities for liquid crystals between the previous and succeeding frames. The polarity reverse control is shown in Fig. 2(a) . The net effective voltage across the liquid crystals or pixels is zero. Frames 1 and 2 (i.e., the previous and the succeeding states, respectively) alternate by cycle. Basically, the control methods used for LC polarity reversion function can be divided into two parts, namely, the AC VCOM and the DC VCOM driving controls. The operations of these control methods are illustrated in Figs. 2(b) and (c), respectively. According to the control topology, the AC VCOM control is suitable for use in frame and line inversion-based drivers. The main advantage of the AC VCOM control is that it reduces the maximum rating of a device without using high voltage, unlike the DC VCOM technique [3] , [4] . In general, to have both high-resolution and gray-level performance, the gray-scale voltage is set to 4-5 V. As a result, 12 V high-voltage devices are used for the DC VCOM control. In contrast, with proper design, the AC VCOM control merely requires a 5-V device. Thus, the AC VCOM control is preferred for a small-sized or QVGA TFT-LCD driver. As shown in Fig. 2(b) , the VCOM voltage is set to a range between V and 5 V. Smaller voltage stress requirement can result in lower-cost chip design showing that the SC converter is suitable for the LCD driver.
Many SC techniques and papers have been published for commercial products [11] - [21] . Usually, the SC converter requires a dual-side voltage doubler and a dual-side inverter for TFT-LCDs in commercial products. The voltage doubler uses two flying capacitors to generate the output voltage with a value two times the input voltage, VCI. Similarly, the inverter also uses two flying capacitors to generate the negative output, which is the inversion of VCI [13] - [19] . Prior works have proposed an integrated step up/down SC converter or bidirectional charge pump [20] , [21] . However, without a negative supply, an independent inverter is still required.
In this paper, the dual-side dual-output (DSDO) switched capacitor (SC) converter needing only two flying capacitors is proposed to generate two voltages, but with the values doubled and a negative system input voltage. The proposal saves over 27% IC layout area and four flying-capacitance pin-outs, compared with conventional designs. The proposed converter is described in Section II. Operation and circuit implementation are described in Section III. Experimental results are shown in Section IV. Finally, a conclusion is made in Section V. Fig. 3 shows the power system of a TFT-LCD driver and its related off-chip capacitors. In a conventional power generation unit, four flying capacitors, -, with eight pins are necessary. The VCI supplies the analog module in the range of 2.5-3.6 V. DDVDH supplies positive voltage to the source driver. VCOM is a reference voltage of 4.7-6 V, whereas the VCL also supplies negative voltage for the VCOM in the range of to V. VGH and VGL are usually in the range of 10 to 20 V and to V, respectively. The VGH and the VGL channels operate at high-voltage stress ( V) and are, therefore, not included in the current study. The specifications of the power generation unit are listed in Table I .
II. THE PROPOSED DSDO SC CONVERTER
As shown in Fig. 4(a) , and are non-overlap clocks used for the control of 16 power switches, P1-P8 and N1-N8, with off-chip flying capacitors, -, in a dual-side converter. The advantage of the dual-side voltage converter is its lower voltage ripple compared with the single-side voltage converter. The application of the dual-side voltage converter is shown in Fig. 4(a) . However, the dual-side voltage doubler and the dualside inverter need two extra flying capacitors and four pin-outs compared with the single-side voltage doubler and the singleside inverter. The detailed operation is explained in Section III. Considering the on-resistance of the power switches and the parasitic resistance of the power path during each charge/discharge period, a dual-side converter may not be the most economically and optimal size design. The cost and the volume of conventional power generation units need to be reduced for high integration and compact size.
The proposed DSDO SC converter is presented in Fig. 4(b) . Only two off-chip flying capacitors ( and ) and four pinouts ( and are needed. The clock signals -are non-overlap clocks used for power switches control. The proposed DSDO SC converter supplies two different polarity outputs at the same time without adding external off-chip components. Using the dual-side control, the output ripple can be reduced to meet the requirement of the TFT-LCD panel. Because of the lower effective switching frequency and higher output impedance, the driving capability of the proposed DSDO SC converter is lower than that implemented using an independent dual-side doubler and inverter at the same time.
III. OPERATION OF THE PROPOSED DSDO SC CONVERTER
A. Operation
The operation of the DSDO SC converter is shown in Fig. 5 . The operation sequence refers to Phases 1, 2, 3, and 4. During Phase 1, ( and ), the transistors (P21 and N21) and (P23 and N22) are turned on to charge the flying capacitors, and , respectively, as shown in Fig. 5(a) .
During Phase 2 ( and ), the transistors, P22 and P25, are turned on to pump the stored charge from the capacitor to the output capacitor to generate the voltage, DDVDH. Meanwhile, the transistors, N25 and N26, are turned on to transfer the negative charge from the capacitor to the output capacitor to generate the negative voltage, VCL. During the Phase 2, both DDVDH and VCL receive energy from the converter. Fig. 5(b) illustrates the operation. During Phase 3, the operation is the same as that in Phase 1, and the flying capacitor is recharged again. Transistors, N23 and N24, are turned on to transfer the negative charge from the capacitor to the output capacitor during Phase 4. Simultaneously, the transistors, P24 and P26, are turned on to pump the charge from the capacitor to the output capacitor . After the above operation, both DDVDH and VCL receive energy from the converter. Using the dual-side control, the ripple can be effectively reduced to an acceptable range.
B. Output Voltage Drop
The voltage drop due to the power switches and the impedance of the flying capacitor are very important for the driving design of the TFT-LCD. Although the above operation is divided into four phases, it can be treated as one charge cycle and one discharge cycle from the viewpoint of output capacitor. For example, the DDVDH output capacitor receives energy during Phase 2 and Phase 4, and supplies current during Phase 1 and Phase 3. In a steady state, the energy of the charge cycle is equal to that of the discharge cycle. For simplification, the on-resistance of each power switches is assumed to be of the same value as . In addition,
. If the load currents at the DDVDH output and the VCL output are defined as and , respectively, the charge delivered to the DDVDH output from the flying capacitor during each switching period is , which is equal to , and the supplied charge during the period of is equal to . If the loading at each output is equivalent and the mismatch condition diminishes in a steady state, according to the theorem of charge conservation at the flying capacitance and . Here, and are the voltage drops between the node and the node at the end of each period. In addition, is equal to , as expressed in (1) . The charge and discharge curves can be expressed as (2) and (3) during the periods and , respectively. The value of DDVDH is derived from (4) through (1)- (3) in a steady state. Fig. 6 shows the waveform of flying capacitor .
(1) (2) (3) (4) where (5) and (6) The value in (5) is the charge/discharge time constant. Similarly, the value of VCL can also be derived from (7), where is the switching frequency: (7) However, if the on-resistance of the power switches, , is much larger than , the values of DDVDH and VCL can be simply derived as (8) and (9), respectively, when the average method is applied and the switching ripple is ignored:
The proper selection of can ensure that the DSDO SC converter in compact in size and has no serious performance degradation. In the current study, the maximum output impedance is 150 . A proper value of can be selected to achieve a compact size. Designing the value to an order of milliohm at the cost of silicon area is unnecessary.
C. Output Ripple
The output ripple voltage, which may cause the water ripple on the panel, needs to be suppressed. As shown in Fig. 7(a) and (b), the voltage ripple of a single-side doubler and inverter is obtained similarly as in (10): (10) It contains the ripple from the parasitic resistance between the output capacitor and the output node, and the ripple from the charging/discharging of the output capacitor.
Here, is the switching frequency, is the load current, and is the summation of the equivalent series resistance (ESR) of the output capacitor, , and the parasitic resistance of the power path. When a dual-side control is applied, the voltage can be reduced to only , because the current ripple is continuous during the charge/discharge phase, unlike with the single-side voltage doubler and inverter. Fig. 7(c) shows the waveforms of the dual-side voltage doubler. The ripple voltage of a dual-side voltage doubler is approximated as in (11) . (11) According to the DSDO operation, a dual-output can be achieved by just a single-side operation with two flying capacitors. However, the unacceptable ripple voltage is four times larger than that in a dual-side doubler. This is equivalent to one-fourth equivalent charge/discharge period compared with the dual-side voltage doubler and inverter when a single-side operation is applied in the proposed converter.
Using the time-multiplexing control, the DSDO can reduce the ripple voltage to half without adding any flying capacitors; the ripple voltage has the same value as a conventional singleside doubler or inverter as expressed in (10).
IV. CIRCUIT IMPLEMENTATION
The four-phase clock generation is shown in Fig. 8(a) and the waveforms of each non-overlap clock signal from to are shown in Fig. 8(b) . The key to generating those non-overlap clocks is that the CK1 signal produced by the CKA signal after the frequency dividing operation through the use of a D-Flip-Flop (DFF). The start-up sequence is the output DDVDH voltage first, and the VCL voltage is permitted to output after the Fig. 10 . According to the polarity of the output voltage, the power supply of the gate driver needs to be shifted to the same or the highest voltage level in the chip all the time. A simple inverter chain is applied as the gate driver.
V. EXPERIMENTAL RESULTS
The proposed DSDO SC converter was fabricated in a 0.13 m 1.8 V/5 V/32 V CMOS 2P5M process. The DDVDH output voltage was set to and the VCL output was set to
. Fig. 11 shows the chip micrograph of a TFT-LCD driver with the layout of the proposed DSDO SC converter. The total area of TFT-LCD was 16500 700 m and the die area of the proposed converter was 1955 130 m . In the current study, the on resistance of each power switches were designed to approximately 15 for a compact-size design. The clock frequency was 20 kHz and the flying capacitors and the output capacitors were all equal to 1 uF with ESR was 50 m . Fig. 12(a) shows the simulation results of the proposed DSDO converter. Fig. 12(b) shows the zoom-in of the DDVDH and the VCL in Fig. 12 (a) . The load current of each output is 2 mA and the VCI input voltage is approximately 2.5 V. The simulation results show that the dual outputs are supplied at the same time with 2 mA load at each output.
The measurement result of the proposed DSDO converter is shown in Figs. 13 and 14. Fig. 13 is the start-up waveform of the proposed converter. The positive output of the DDVDH is 4.81 V and the negative output of the VCL is V, whereas the VCI is approximately 2.5 V. The ripple voltages of the DDVDH and VCL output are 95 mV and 85 mV, respectively when the load current is 2 mA. Table II shows the specifications of the proposed converter. Switching frequency of 20 kHz was selected because the impendence of the flying capacitance is approximately 8 , which is the same order of the power switch.
Higher switching frequency is better for lower output voltage ripple. However, if a large parasitic resistance at the power path exists between the output node and the output capacitance, the output ripple is slightly related to the ripple that is contributed by the charging/discharging output capacitor. That is, the value of is much larger than that of in (10) . The ripple reduction is small even if the switching frequency continues to increase. On the other hand, the output voltage drop can be decreased if the resistance of the power switches/power path is decreased or the switching frequency is increased. Table III shows the comparison between the proposed converter and the conventional design with two independent channels (doubler and inverter). The measured voltage ripples of the proposed and conventional design are 95 mV and 58 mV, respectively. Fig. 15 shows the measurement efficiency of the proposed converter when the switching frequency of the proposed converter is 20 kHz. 
VI. CONCLUSION
In this paper, the DSDO SC converter is proposed to successfully provide a simple topology to reduce the number of power switches, and thereby decreasing the number of flying capacitors (from four to two) and the pin-outs (from eight to four). The DSDO topology can effectively integrate two independent channels (doubler and inverter) in one channel, and has the advantages of having a compact size and a small layout of PCB. The test chip uses 0.13 m CMOS technology. The results of the experimental demonstrate that the combination doubler and the inverter can correctly drive the TFT-LCD panel with a chip reduction of 23%.
